Abstract-Conventional automatic test-pattern generation (ATPG) cannot effectively handle designs employing blocks whose implementation details are either unknown, unavailable, or subject to change. Realization-independent block testing for cores (RIBTEC), a novel ATPG program for such designs, is described, which employs a functional (behavioral) fault model based on a class of nonexhaustive "universal" test sets. Given a circuit's high-level block structure, RIBTEC constructs a universal test set (UTS) for each block from its functional description in such a way that realization independence of the blocks is ensured. Experimental results are presented for representative datapath circuits, which demonstrate that RIBTEC achieves very high fault coverage and an exceptionally high level of realization independence. We also show that RIBTEC can be applied to designs containing a class of small intellectual property (IP) circuits (cores).
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I. INTRODUCTION

D
UE TO THE rapidly growing complexity of very large scale integration (VLSI) circuits, design methodologies based on reusable predesigned circuits, which are variously called intellectual property (IP) circuits, cores, or virtual components [22] , are becoming popular. High-quality and low-cost testing of such designs is a challenging problem, however, since IP circuits are often specified only in terms of high-level functional or behavioral models. This is especially true for large datapath circuits, which pose several difficult problems that conventional test methods cannot handle efficiently.
• Test Application Problems: In the case of fully designed (hard) IP circuits, the providers often do not reveal the implementation details of the circuits, but instead provide precomputed test vectors for them. However, it is difficult to apply these test vectors to the IP circuits when they are surrounded by other, user-designed circuits. Test access mechanisms have been proposed that insert extra boundary scan or its variants around such embedded IP circuits and apply test vectors via the scan. Fig. 1 shows an example IP-based design employing boundary scan. Such scan circuits can impose high area and delay overhead, however and may not be applicable to high-performance or area-critical designs [8] , [21] .
• Indeterminate Fault Coverage: When gate-level designs are unavailable, standard circuit-specific fault models such as the single stuck line (SSL) cannot be used. Functional testing without explicit fault models can be considered, but existing methods provide low and uncertain fault coverage or, as in pseudoexhaustive testing, are practical only for very small circuits [16] .
• Multiple Implementations: Synthesizable (soft) IP circuits are implemented by the system designers and can be tested by conventional automatic test pattern generation (ATPG) methods. However, because generating an efficient test set for a complex IP circuit is time consuming, it is sometimes desirable that the IP providers supply test sets also for soft IP circuits. The IP providers cannot generate tests a priori using conventional implementation-specific ATPG tools because soft IP circuits are implemented in various design styles depending on performance or technology requirements. Multiple implementations can cause problems for hard IP circuits as well. Depending upon the integrated circuit technologies used or the area and performance requirements of different applications, a hard IP circuit often needs to be implemented in many different versions. The conventional implementation-specific ATPG method has to repeat the expensive test-generation process for all the different implementations. A possible way of addressing the above issues is to construct tests directly from high-level descriptions of the IP circuits and their faulty behavior such that testing becomes independent of the IP circuit's low (gate level) implementation details. We describe a novel approach of this kind here, focusing on datapath circuits whose low-level design is unspecified, but whose high-level block structure and behavior is given. Our goal is to derive test sets of practical size and predictable fault coverage that have a very high degree of realization independence. Specifically, we want to be able to guarantee complete detection of powerful functional faults a priori while ensuring that practical design constraints can be met. A potential application of this approach is the generation of preliminary test vectors early in the design process where only a high-level model of the design is available. These test vectors can be augmented or reduced later when the full implementation becomes available. Our method can also test designs containing IP circuits composed of relatively small unimplemented blocks. This allows IP providers to supply only a behavioral description of an IP circuit . It also enables system designers to generate tests for using the behavioral description, even when is embedded in a system with other circuits. The IP providers can thus hide key implementation details and the use of full boundary scan to access 0278-0070/01$10.00 © 2001 IEEE embedded versions of can be minimized or avoided entirely. They can also generate high-coverage tests for soft IP circuits in the case where precomputed tests are desired.
Several approaches [2] , [13] , [17] have been suggested previously for realization-independent testing of datapath circuits, but they are limited to a few specific applications and design styles. Alternatively, a sufficiently general fault model can implicitly provide a high degree of realization independence. The cell fault (CF) model, for example, considers all combinational faults that change the function of a cell. This model has been used for testing iterative logic arrays and in design-for-test (DFT) techniques for C testability [6] , [19] . CF testing methods can provide realization independence for circuits composed of very small cells only [5] , [9] because they require exhaustive testing of the cells. For instance, the carry block of an -b adder requires at least 2 tests with the CF model while it requires only tests with the fault model presented in this paper.
The so-called "universal" tests proposed in the 1970s [1] , [4] provide yet another route to realization-independent testing. Universal tests are derived from a circuit's functional specification and are realization-independent-subject to some modest restrictions. They also detect multiple stuck line (MSL) and other complex faults [18] . Unlike CF tests, universal test sets (UTSs) can be quite small; their size depends on the unateness of the functions realized by the target circuit. In the case of binate functions, UTSs become exhaustive and for this reason they have been largely ignored in the past. The universal testing approach has, however, been successfully applied recently to two-pattern testing for sequential (delay) faults [11] , [20] .
At first sight, datapath circuits seem poor candidates for UTSs because most of their output functions are binate; therefore, the UTS computed for the entire circuit can be excessively large.
However, as we demonstrate here, datapath designs tend to be composed of unate or nearly unate blocks whose special testing properties can be exploited to test the entire circuit very efficiently.
This paper introduces a test-generation method called realization-independent block testing for cores (RIBTEC) that applies UTSs, suitably modified, to the blocks of combinational circuits. The circuits under test have a fixed behavioral specification corresponding to a register-transfer-level (RTL) block diagram, but their gate-level implementation details are essentially unrestricted-a key property of IP circuits. RIBTEC uses behavioral descriptions in the form of Boolean equations or equivalent hardware description language statements. For testing embedded blocks, we present a new technique that computes a variant of the universal tests to resolve controllability and observability problems. We show that RIBTEC implicitly targets a powerful functional fault model, which ensures that all MSL faults are covered in the individual blocks that meet a certain condition and most MSL faults are covered in all other blocks. The RIBTEC method provides a high degree of realization independence with practical test-set size for circuits whose block implementations are not known. Although originally aimed at datapath circuits, RIBTEC is a general ATPG technique that is applicable to any combinational IP-based circuits, including RTL, gate-level, and mixed-level designs.
As in conventional testing methods, sequential circuits can be tested by using internal scan to break sequential loops, which imposes less overhead than boundary scan. To handle large circuits, we require them to be partitioned into combinational RTL blocks described by Boolean equations. For example, Fig. 2 shows a design whose registers are configured as internal (full) scan registers to isolate individual combinational blocks for testing purposes. Unlike conventional methods, RIBTEC can test an IP circuit (blocks A-D) and a user-defined circuit (blocks 1-4) without using boundary scan. In this way, the proposed approach can be extended to relatively large IP circuits containing sequential as well as combinational blocks. Here, we limit our attention to datapath circuits in order to present Section II discusses universal tests for block-structured circuits. Section III introduces the corresponding fault model and examines the problem of testing embedded blocks. Section IV describes the test-generation procedures that underlie RIBTEC. Section V applies RIBTEC to various datapath benchmark circuits and compares its fault coverage and realization independence with conventional ATPG methods.
II. UNIVERSAL TESTS FOR BLOCKS
First, we briefly review universal test generation, which is the key to RIBTECs realization independence. Then, we discuss the application of universal tests to block-structured designs.
The [1] . For example, Fig. 3(b) gives the UTS for a function derived from its truth table. It has been proved that the UTS detects all MSL faults in a realization under the following restriction: all paths between two points in (excluding the stems of binate primary inputs) have the same inversion parity. The realizations that satisfy this restriction are called unate-gate networks [18] . Fig. 3(c) gives a unate-gate implementation of .
The unate-gate restriction is slightly more strict than necessary and, therefore, we replace it by a new relaxed condition.
Definition 1: Realization of function is a balanced inversion parity (BIP) network if, whenever possible, all paths from any input variable have the same inversion parity. Any logic function can be implemented by a BIP network as stated formally below and proved in the appendix.
Lemma 1: Any logic function can be realized such that all paths from a unate variable of have the same inversion parity while at least one path from a binate variable must have a different inversion parity from other paths.
Here, unate variables are ones that appear in 's minimal two-level (sum of product [SOP] or product of sum [POS]) expressions only in complemented or uncomplemented form; binate variables are nonunate. For example, Fig. 3(d) shows a BIP realization of in which and are unate and and are binate. This is not a unate-gate network; however, all its MSL faults are detected by the UTS in Fig. 3(b) .
Theorem 1: Let be any BIP realization of a function . The UTS for detects all detectable MSL faults in . Theorem 1 is proved in the appendix and here we discuss only its intuitive ideas. Any BIP network can be transformed to a unate-gate network by pushing some internal inversions to the primary inputs so that the unate-gate condition is satisfied. For example, Fig. 4(a) shows a BIP realization of , which is not unate-gate since path ---has odd inversion parity while path ---has even inversion parity. Fig. 4(b) gives an intermediate BIP network obtained as the inversions move toward the primary inputs. Fig. 4(c) gives the final transformed network in which all input-output paths such as ---and ---satisfy the unate-gate condition.
The conversion of a BIP network to a unate-gate network involves two types of network transformations: one moving an inversion at a gate's output to its inputs [see, for example, Fig. 4(c) ] and the other duplicating a gate whose fanout branches have different inversion parities [see, for example, Fig. 4(b) ] [3] . The inverse of these logic transformations preserves any test set for MSL faults since moving inversions does not change fault behavior and merging two identical gates with the same inputs does not create any new MSL fault. Hence, the inverse of the transformation from a BIP network to a unate-gate network preserves the test set for all MSL faults; therefore, Theorem 1 follows. In the example of Fig. 4 , the UTS for is also the UTS for . BIP realizations allow paths with different inversion parities between any binate input variable and the primary outputs and, therefore, apply to virtually any practical realization. Fig. 5 gives an example that compares the area overhead imposed by the above two network restrictions. and has the smallest number of two-input gates that is possible while satisfying the unate-gate condition. Hence, restricting the realization to a unate-gate network in this case requires at least three gates more than restricting the realization to a BIP network. It has been shown recently that in the worst case, unate-gate networks are at most twice as large as designs with the minimal number of gates [20] . BIP realizations, on the other hand, cover a broad range of implementations including minimal ones because any inversion that violates the BIP condition can be easily removed without adding gates.
Corollary 1:
If is an -output BIP network realizing the set of functions , then the union of the UTSs detects all detectable MSL faults in . Generating the UTS requires a functional description of the target network, which we specify by Boolean equations. Although higher level descriptions are desirable to obtain a higher degree of IP protection, no practical descriptive method is known that provides both full fault coverage and realization independence. Thus, the proposed method is aimed primarily at IP circuits whose providers are willing and able to supply users with functional data in the required form.
The size of the UTS for a unate function equals the relatively small number of 's prime implicants and prime implicates [4] . Most datapath functions such as adders and ALUs are completely binate and, thus, require an exhaustive UTS of size 2 for word size , which is clearly impractical. However, we can apply universal tests to datapath functions by exploiting the fact that their realizations have natural block structures in which most blocks are almost or completely unate. For example, Fig. 6 gives two different 4-b adder realizations that have the same high-level structure consisting of three blocks: a propagate-generate block (PGB), a carry block (CB), and a sum block (SB). Fig. 7 abstracts the adders' block structure to the form of an IP circuit specification, which we also use for test generation. Note that PGB and CB are completely unate while SB is binate. As shown in Figs. 6 and 7, the UTSs derived for the individual blocks are very small.
The UTS for a unate function can be constructed by substituting one for every variable present in each prime implicant of and substituting zero for every variable not present while substituting zero for every variable in each prime implicate and one for every variable not present [4] . The prime implicants define the set of all minimal true vectors while the prime implicates define the set of all maximal false vectors. The prime implicants and implicates for of CB in Fig. 7 can be expressed as follows: from which we get the tests The UTS for is and has size ten; those of the other s can be derived similarly. The UTS for contains the UTSs for all the other s; therefore, a UTS for the entire block CB is of size ten. Four tests (shown in boldface above) of the UTS are not applicable to CB because PGB cannot produce the required patterns. To resolve this problem, we modify the UTS, as discussed later. Similarly, a UTS of size 18 is obtained for PGB. The UTS for SB is of size 24 and can be derived by the method of To obtain the final test set for the four-bit adder, we construct primary input vectors that apply UTSs to all the blocks. The size of computed by the RIBTEC procedure is 33 and it covers all MSL faults in any BIP realization of each block. On the other hand, the set of universal tests for the entire four-bit add function has size 512 because the adder's sum outputs are binate with respect to all nine inputs. We obtain the same result (512 tests) if we use exhaustive testing or apply the CF model to the adder's three blocks. As we show later, other datapath circuits have similar block structures that support realization independence with small test sets. Fig. 8 compares the number of tests required by RIBTEC with the number of tests needed by the CF model for some building blocks that are commonly found in datapath circuits. In all cases, RIBTEC requires far fewer block tests than CF testing and, thus, leads to much smaller test sets for the circuits composed of such blocks. While the number of block tests for CF faults increases exponentially with the block size, the number of RIBTEC block tests increases linearly for most blocks.
III. FAULT MODEL AND BLOCK TESTS
To ensure MSL fault detection, the final test set should apply a UTS to each block while propagating all possible faulty output responses from the block to the primary outputs. We consider in this section the special (but common) case, where all the outputs of a block depend on the same input variables, and discuss the general case in Section IV. For every universal test vector targeted at an output function of an -output block , there are 2 possible faulty output vectors . This follows from the fact that if is the target output, it is set to D or D for every while other outputs can be any combination of zero and one. For example, Fig. 9(a) shows a circuit consisting of three blocks. Consider testing block 2, whose universal tests are given in the second column of Fig. 9(b) . The fourth column shows the two faulty output vectors for each universal test. The universal test 100 is a false vector of and, therefore, it detects faults that produce a faulty value one at . The other output can be either zero or one depending on the faults present in block 2. Since the fault-free output vector for is , all faulty output vectors take the values , which are denoted by D DD .
Testing embedded blocks can involve the following problems. 1. Some universal tests of a block cannot be produced by any primary input vectors of the circuit . 2. Some faulty output values of cannot be propagated to the primary outputs of . For example, consider block 2 in Fig. 9 . Universal test cannot be produced by any primary input vectors, since , while the universal test prevents the propagation of both faulty vectors D and DD. A test vector that cannot be applied to is referred to as a noncontrollable vector (NCV) while a that produces an unobservable faulty output vector is a nonobservable vector (NOV). The last column in Fig. 9(b) indicates which universal tests are NCVs or NOVs . The NCVs are called satisfiability don't care inputs in the logic synthesis literature [12] . NOVs are similar to observability don't cares, but cover a broader range of output vectors that are unobservable due to multiple faulty output lines.
In conventional ATPG, NCVs or NOVs at a gate imply the existence of undetectable (redundant) SSL faults at ; such tests are simply ignored. If an NCV or NOV is deleted from block 's UTS, however, some detectable faults can be left uncovered. For example, in the UTS for CB of Fig. 7 , four out of five tests targeted at multiple stuck-at zero faults are NCVs . Thus, if these NCVs are simply deleted, many detectable stuck-at zero faults will go undetected. Hence, to cover all such faults, we modify the UTS by adding some new tests.
Next, we define the new test set and show how it can be obtained directly from the UTS in Section IV. We begin by describing an important property of a UTS, which was first mentioned in [1] . Let be the input vector set of a circuit and let be the don't care input vector set of . Let be the new input vector set defined by . Then, the UTS for consists of all true vectors in , whose expanded vectors are minimal, and all false vectors in , whose expanded vectors are maximal. Here, every vector in is one that cannot be applied to 's inputs and, therefore, it corresponds to an NCV. Below, we discuss the intuition behind this fact and define a new test set using . If a fault in can only be detected by tests in , is clearly redundant and, therefore, is ignored. Otherwise, it follows that if there exists any true (false) vector in such that the expanded vector of is less (greater) than for some true (false) vector in , then is in . Hence, contains at least one test for and is a complete test set for all MSL faults in . Let denote block 's initial UTS derived from 's input vector set . Since NCVs are don't care vectors, is the UTS obtained from the input vector set from which all NCVs are removed. On the other hand, the final test set is the UTS obtained in the same way as above, but from the input vector set from which all NCVs and NOVs are removed.
Let be the set of NCVs . Let be all NOVs of which all faulty responses are unobservable; for example, the test 001 in Fig. 9(b) . Let be the set of remaining NOVs for which only some s are observable; for example, the test 101 in Fig. 9(b) . Note that . The s in and detect no (MSL) fault and, hence, are deleted from the complete test set for . Therefore, implies that is a complete test set for detectable faults in . However, if , a in can detect a fault that produces 's response at 's outputs. In certain realizations of , only can detect such that all s need to be added to the 's test set.
Definition 2: Let be the subset of containing every whose expanded vector is no greater (less) than the expanded vector of a test in , if is a true (false) vector. The realization-independent block (RIB) test set consists of and . contains all NOVs that are excluded from , but should be added to detect all observable faults. Therefore, the test set consisting of and detects all detectable MSL faults in any BIP realization of , which we state formally below; a proof appears in the appendix.
Theorem 2: Let be any BIP realization of a block in a circuit . The RIB test set for detects all detectable MSL faults in .
For example, the RIB test set for CB of Fig. 7 is where the four NCVs in are, in effect, replaced by the four new RIB tests in boldface.
Next, we define a fault model based on the RIB test set. Definition 3: Any fault condition causing to generate the erroneous output when an RIB test is applied is called an RIB fault and is denoted by the pair . The set of all such faults constitutes the RIB fault model for . Covering all detectable RIB faults for guarantees detection of all detectable MSL faults in any BIP realization of . For example, Fig. 10 gives the RIB test set, the RIB faults, and the detectable RIB faults for block 2 of Fig. 9(a) . The RIB test 100 has two associated RIB faults while test 101 has only one RIB fault because 101 is an NOV for its faulty output vector DD. Fig. 10 . RIB tests and RIB faults for block 2 of Fig. 9(a) .
At first sight, the computation of RIB tests appears to involve identification of all NCVs and NOVs from all 's input vectors while considering all faulty output vectors. CF testing always requires such computation, but RIBTEC generally requires identification of only a few NCVs and NOVs . This is because we never need to consider any NCV or NOV whose expanded vector is greater (less) than the expanded true (false) vector of a test in if is true (false). For example, our experiments demonstrate that RIBTEC computes only 103 NCV/NOVs for the 17-input block in the benchmark circuit c880, whereas CF testing must compute all 2 input vectors. Propagating all faulty output vectors does not cause an explosion of the final test set size because most faulty output vectors for each RIB test are propagated by one final test in most cases, which is demonstrated by the experiments. Section IV presents an efficient method for computing RIB test sets.
IV. TEST-GENERATION ALGORITHM
Now we present a computation procedure for RIB tests, a propagation technique for the faulty output vectors, and the overall test-generation procedure RIBTEC for a multi-block circuit . To avoid computing all NCVs and NOVs , RIBTEC computes a block's RIB test set iteratively. Let denote the test set for a block computed by the th iteration of the procedure while denotes the initial UTS for . A naive method of computing is to recompute the UTS when the th NCV or NOV is identified, but this involves exploring all 's input vectors in every iteration. Alternatively, we can derive directly from and by exploiting some properties of the UTS that we have noted-this is the method used by RIBTEC.
When is in or , can be expressed as
while when is in , is expressed by (2) where is the set of all tests whose expanded versions are new minimal true/maximal false vectors.
The (1) and (2), is the RIB test set of if contains no NCV nor NOV. This theorem asserts that when the last NCV or NOV in U is replaced by new tests that are not NCVs or NOVs , then U is the desired RIB test set. Hence, the generation of U corresponds to the final step of RIB test generation. Here, we describe the intuition behind Theorem 3 and give a formal proof in the appendix. Let be the set of tests whose Hamming distance from is one. Condition 1 above follows from the fact that there exists a true (false) test in such that for any true (false) test at Hamming distance greater than one from . The fact that any that is different from in a binate variable is already present in implies condition 2. Condition 3 follows from the fact that when is a true (false) test, only a true (false) test can detect the faults targeted by and if there exist such that , then is not a universal test by definition. Fig. 11 provides an intuitive illustration of the transformation of to due to an NCV . The removal of a true test forms a "hole" in the true subset of , which implies that is not complete [see, for example, Fig. 11(b) ]. A minimum set of new tests that cover the hole constitute the new UTS . Only tests that are logically close to (denoted by arrows from ) need be considered; these are the five tests at Hamming distance one from . Only two of these five vertices are necessary for because the others are either false tests or are covered by existing tests in (bold arrow). Hence, contains two new tests and , as shown in Fig. 11(c) .
can be easily derived by systematically selecting all tests that satisfy the above conditions. Thus, by iteratively computing , we obtain the RIB test set that is the final containing no NCVs or NOVs . Fig. 12 shows how the RIB test set is computed by this method for the NCVs 010 and 011 of block 2 in Fig. 9(a) . is first derived by adding two new tests and removing the NCV 010; then, is derived by removing the NCV 011. In this way, the RIB test set of Fig. 10 is obtained after two more iterations. Since only necessary new tests are computed, a unique RIB test set is obtained independent of the order in which NCVs and NOVs are identified.
If, as in the examples of Figs. 9(b) and 10, every output of an -output block depends on the same set of input variables (support set), then each output can assume one of two values. Therefore, there are 2 possible faulty output vectors for each RIB test. This is called the common support-set condition. Next, we consider the general case where a block's outputs can depend on different inputs and describe a technique to propagate the faulty output vectors. Let be an output of block and let depend on some of 's input variables. An RIB test for is a test cube of , that is, has x for the variables on which does not depend. Let be 's output such that and depend on some variables that does not depend on. Then, can assume value x when is applied to 's inputs. For example, Fig. 13(b) shows a three-block circuit and Fig. 13(b) gives some RIB tests of block 2 that does not satisfy the common support-set condition. In this case, to detect all MSL faults in the block, we need to include all faulty output vectors in the RIB fault set obtained by setting every x to the four values 0, 1, D, and D. Hence, if outputs in every are x for an -output block, the number of RIB faults for each is 2 , which can be very large.
However, if the faulty output values of the non-x or specified outputs can be observed independent of the x-value outputs, the x values need not be assigned to 0, 1, D, and D and, therefore, the number of RIB faults reduces to 2 . This is called the independent-propagation condition. Hence, to reduce the number of RIB faults while ensuring complete MSL fault coverage, RIBTEC first checks whether each satisfies the independent-propagation condition. If does not satisfy this condition, we employ a heuristic faulty-output propagation method that specifies every x value in using two instead of four values. This method keeps the number of RIB faults small while detecting most block faults. The heuristic faulty-output propagation method employs an 11-valued logic that can handle all possible fault-free/faulty value pairs [see, for example, Fig. 14(a) Both D (D) and E (E) are used to represent the fault-free/faulty value pair 1/0 (0/1). However, D (D) denotes a value propagated from 's specified outputs whose fault-free value is 1 (0), whereas E (E) denotes a value propagated from 's unspecified outputs whose fault-free value changes from x to 1 (0). In other words, U or W (U or W) can become E (E) when ATPG assigns or propagates 0 or 1 to x later on. The faulty output vector in each RIB fault is said to be observed if a D (D) value is propagated to a primary output. Propagating E (E) to a primary output does not mean that is observed because, otherwise, E (E) can prevent any D (D) from propagating to the primary outputs. Furthermore, E (E) represents a fault activated not by an RIB test, but by arbitrary inputs. Since every output will be assigned D (D) in turn, observing D (D) at the primary outputs is sufficient to detect most MSL faults.
We use Fig. 13 to illustrate the representation and propagation of faulty output vectors based on the 11-valued logic. Consider the RIB tests that target output of block 2, which are given in the second column of Fig. 13(b) . For each RIB test and its fault-free output vector, the fourth column enumerates all faulty output vectors using binary numbers. The definitions of the 11 values in Fig. 14(a) directly lead to the 11-value representation of the faulty output vectors listed in the last column. Next, we describe how to propagate an 11-valued faulty output vector to the primary outputs. Consider the third faulty output vector DUU for the first RIB test 010x. Suppose the test-generation procedure assigns zero to . DUU then changes to D E because sets the fault-free output to 011 such that the fault-free/faulty value pair of U(U) changes from x/0 (x/1) to 1/0 (1/1). Then, = D1EX sets to D E X D W D. Here, the use of W allows us to conclude that D propagates to without needing an additional value assignment to . Hence, the values U, U, E, and E ensure propagation of faulty values from specified outputs while the values W and W speed up the test-generation process.
When making decisions on values assignments, RIBTEC converts x/1 (x/0) to 1/1 (0/0) whenever possible. This conversion minimizes conflicts between E (E) and D (D) and results in a large number of MSL faults being detected by targeting only a single RIB fault. Indeed, the heuristic method has been found to detect most faults in each block. In all the benchmark circuits with which we experimented, the majority of blocks satisfy the common support-set or independent-propagation condition and, therefore, do not require the heuristic method. In all other blocks that require the heuristic method, all SSL faults in their various realizations are all detected, which demonstrates that the heuristic method is highly effective. Fig. 15 gives an RIB test-generation procedure RIB-Tgen( , ), which implements the above method. It derives tests at Hamming distance one from by complementing one variable of at a time. Each iteration generally examines only a small portion of 's input vector set. The worst case, which involves exploring the entire input vector set, only happens in the unlikely event that all the input vectors are NCVs or NOVs .
A pseudocode version of the overall test-generation procedure RIBTEC for a circuit appears in Fig. 16 have been examined, reverse-order fault simulation [14] is done to reduce the size of the final test set. As a result, RIBTEC generates a complete test set for and identifies its detectable RIB fault set . The procedure constructs the initial UTS using the methods in Section II. For unate functions, it derives the prime implicants and prime implicates. For binate functions, it computes the UTS by directly deriving minimal true and maximal false expanded vectors from the input space of the functions. We found that most binate blocks in the circuits we experimented with are relatively small and, therefore, the method of Section II performed well. To handle large binate functions more efficiently, a fast algorithm similar to fast universal test set (FUT) [7] could be used. 
V. EXPERIMENTAL RESULTS
We have implemented RIBTEC in an ATPG program composed of about 8000 lines of code and applied it to a variety of benchmark circuits. Our results demonstrate the possibility of applying RIBTEC to a class of IP circuits that have well-defined block structures. Conventional testing methods for IP-based designs often employ a full scan scheme in addition to boundary scan to alleviate their test application problems. The experiments assume that full scan is used in the design under consideration, but no boundary scan registers are inserted between IP and user-defined (UD) circuits. Thus, large UD and IP circuits can be divided by scan registers into a number of smaller combinational circuits that can be individually tested.
The benchmark circuits include four different classes of high-level datapath circuits: carry look-ahead adder, carry select adder, ALU, and magnitude comparator. We view these datapath circuits as individual IP circuits isolated from other circuits by scan registers and assume that their specifications are provided in a form of block structure. For example, Fig. 17(a) gives the high-level block structure that serves as the IP specification of the carry select adder. RIBTEC computes the overall test vectors at the inputs of each benchmark circuit. These test vectors can be applied to the circuit via the scan register surrounding the IP circuits.
We also experimented with two ISCAS-85 benchmark circuits-c880 and c7552-whose high-level structures have been previously extracted from their gate-level netlists [13] . The high-level models of these circuits are composed of relatively large blocks that have as many as 17 inputs and eight outputs and are specified by behavioral Verilog code. Unlike the above datapath circuits, we treat each of benchmark circuits c880 and c7552 as consisting of combinational IP and UD circuits. Fig. 17(b) shows the high-level model of c880 taken from [13] . We view it as an IP circuit (the shaded subcircuit) surrounded by control and access (mux) logic circuits that are considered as UD blocks. Benchmark c7552 consists of two components of similar structure and, therefore, we used only a half of c7552; the full circuit is expected to produce similar results. The selected half circuit consists of a 34-b adder and control blocks, which we call c7552half. We treat the 34-b adder as an IP circuit and the control blocks as UD blocks. As in the case of the datapath circuits, RIBTEC computes test vectors at the inputs of c880 and c7552half. Note that we do not insert a boundary scan register between the IP and UD subcircuits, but use scan registers to apply these test vectors to the inputs of the UD circuits [see, for example, Fig. 17(b) ]. Although the high-level (block) modules of the UD circuits are used in the experiments, RIBTEC can also handle gate-level designs for UD blocks whose implementations are known. Fig. 18 summarizes the test-generation results obtained using RIBTEC. The second column gives the total number of detectable RIB faults computed for all blocks in each circuit while the third column gives the total number of NCVs and NOVs identified during test generation. The RIB fault coverage given in the fourth column is computed as follows:
RIB fault coverage no. of detected RIB faults no. of detectable RIB faults
The other columns give the number of tests obtained and the CPU time for a HALstation300 SPARC64. The current implementation of RIBTEC compresses the test sets using a simple reverse-order fault simulation technique similar to that in [14] . Nevertheless, RIBTEC produces relatively small test sets for all the circuits examined.
We also synthesized two different gate-level implementations of the example circuits: one for low area and the other for high speed. We used both the Synopsys design compiler program and manual design and found in all cases that the realizations meet the BIP constraints automatically with no design changes. Then, we generated tests for the gate-level designs using the conventional (implementation-specific) ATPG program Atalanta [14] . The last four columns of Fig. 18 give the RIB fault coverage obtained when the Atalanta test sets were applied to the initial high-level designs. Since the RIB faults include almost all detectable MSL faults in practical realizations of the individual blocks, RIB fault coverage can serve as the measure of realization independence. It can be seen that the RIBTEC tests provide complete (100%) coverage and, thus, a high degree of realization independence, whereas the Atalanta tests provide poor coverage of RIB faults in all cases. This is not unexpected, of course, since Atalanta was designed specifically for SSL fault detection. As an ATPG tool for such faults, Atalanta is more efficient than RIBTEC in terms of the number of test vectors generated for complete SSL fault coverage in fully implemented circuits.
We performed conventional SSL fault simulation with the above test sets applied to the two gate-level realizations. Fig. 19 gives the resulting coverage of detectable SSL faults measured by fault simulation (FSIM) [15] . Numbers within parentheses denote the number of undetected SSL faults. While RIBTEC tests provide 100% coverage for all cases, Atalanta's tests provide 100% coverage only for the gate-level designs at which they were targeted and fairly poor coverage for the others. These results suggest that most implementation-specific test sets are quite sensitive to design changes.
We also compared RIBTEC with pseudorandom testing, which is often considered to provide a high degree of realization independence. Fig. 20 summarizes the coverage of RIB faults and SSL faults computed using RIBTEC fault simulator and FSIM. We conducted RIB fault simulation for the high-level designs and SSL fault simulation for the gate-level circuits with a maximum of 10 patterns. The test length column in Fig. 20 gives the number of pseudorandom patterns simulated.
Although the test length for complete SSL fault coverage appears relatively short, it tends to change drastically with the realization. For example, the low-area realization of the 16-b carry select adder (CSA) requires only 500 patterns while the highspeed realization of the same circuit requires 82 000 patterns. Thus, it appears that to ensure good realization independence, extremely long pseudorandom sequences are required. The RIB fault coverage data shows that even 10 patterns are not sufficient to ensure realization independence for most cases. For example, RIB fault coverage for the 16-b CSA is only 95.3% with 10 patterns. Hence, pseudorandom testing whose test length is determined by SSL fault coverage appears to provide poor realization independence.
Finally, we note that RIBTEC can generate tests for gate-level circuits by treating each gate as a small block. We found that for all the ISCAS-85 gate-level circuits, RIBTEC produces test sets comparable to Atalanta's in both size and fault coverage even though RIBTEC is designed for high-level rather than gate-level models. Hence, unlike Atalanta and other conventional ATPG tools, RIBTEC can test a mixture of gate-level and unimplemented blocks or large circuits composed of multiple embedded IP circuits. For an embedded IP circuit , RIBTEC can compute tests at the inputs of the logic surrounding and propagate the responses to the outputs of without using boundary scan. For example, we can view c880 in Fig. 17(b) as consisting of an IP core (the shaded subcircuit) surrounded by control and access (mux) logic; c7552 has a similar structure.
These experimental results indicate that RIBTEC is a viable method for testing IP circuits of the kind under consideration. It reduces the need for boundary scan and supports multiple implementations, a major advantage over conventional approaches to testing IP-based designs. RIBTEC can generate practical test sets for circuits that are composed of relatively small-sized blocks. Although we experimented only with widely available benchmark circuits here, RIBTEC can be applied to much larger circuits by modeling them in terms of small blocks.
VI. CONCLUSION
We have presented a new high-level ATPG method RIBTEC aimed at realization-independent testing. It is applicable to the generation of test patterns early in the design process as well as testing some types of IP core-based designs. We have shown that nonexhaustive universal tests can be successfully applied to general block-structured circuits and introduced a novel technique to resolve the controllability and observability problems associated with universal tests. RIBTEC guarantees complete coverage of a powerful class of functional faults (RIB faults) as well as exceptionally high realization independence.
The version of the RIBTEC program discussed here produces small test sets using only high-level structural and functional descriptions of the target circuits. Experiments with synthesized gate-level designs for a wide range of datapath circuits confirm that RIBTECs high-level tests provide full coverage of SSL faults in representative implementations. Hence, RIBTEC appears to be very attractive for testing situations where gatelevel realizations are incomplete or unavailable-a fundamental characteristic of IP-based design. The RIBTEC approach can, in principle, eliminate the need for an IP provider to supply precomputed tests and, consequently, the need for expensive boundary scan. It also allows various implementations of IP circuits without regenerating the test vectors. Instead, only functional descriptions of the IP designs that conform to BIP-style constraints need be supplied and test generation can be left to the system designer.
The RIBTEC style of ATPG is not limited to the RIB fault model presented here, but can be applied to other functional fault models as well. Although the circuits considered in this paper are small compared to commercial cores, we believe that the RIBTEC technique can be extended to large IP circuits by a judicious combination of hierarchical partitioning, sequential ATPG, and, where appropriate, the use of internal scan.
APPENDIX PROOFS OF THEOREMS
Lemma 1: Any logic function can be realized so that all paths from a unate variable of have the same inversion parity while at least one path from a binate variable must have a different inversion parity from other paths.
Proof: In a minimal two-level (SOP or POS) expression for , all positive (negative) unate variables appear only in uncomplemented (complemented) form [12] . Hence, a twolevel network corresponding to is a realization of in which all paths from any unate variable have the same inversion parity. If is a binate variable of , then appears in in both complemented and uncomplemented form. Thus, there are at least two input vectors and with that set to and , respectively, where . If in any realization of all paths from have even (odd) inversion parity, then all input vectors with can set only to , which contradicts the existence of and . Therefore, at least one path from must have a different inversion parity from other paths.
To prove Theorem 1, we use three lemmas that involve network transformations and their test-set preserving properties. We use two types of transformations: 1) a De Morgan transformation, which replaces an AND (OR) gate by OR (AND) and inverts all its inputs and output and 2) a gate-substitution transformation, which replaces a gate that has fanout branches by gates that share the same inputs and drive each of the outgoing branches [3] . The inverse of gate substitution is the gate-resubstitution transformation. For example, Fig. 21(a) to a unate-gate network . Proof: The proof is done by showing that any reconvergent path in a BIP realization that violates the restriction of unate-gate networks can be transformed by to one that conforms to the restriction. Let be a set of reconvergent fanout branches with even (odd) inversion parity that branch from the output of some gate in [see, for example, Fig. 22(a) ]. There is a gate-substitution transformation that replaces by two gates and that drive all fanout branches in and , respectively (see, for example, Fig. 22(b) ]. There is also a De Morgan transformation that moves all inverters in to the inputs of and replaces by its dual gate, as in Fig. 22(c 
